
CHAPTER 2 PIN FUNCTIONS
User’s Manual U15905EJ2V1UD
47
(13) PDL0 to PDL15 (Port DL) … 3-state I/O
Port DL is a 16-bit I/O port that can be set to the input or output mode in 1-bit units.
Besides functioning as I/O port pins, PDL0 to PDL15 also operate a time-division address/data bus (AD0 to
AD15) when the memory is externally expanded. Each bit of the port can be individually set to the port or
control mode.
In addition, the PDL5 pin of the
PD70F3201, 70F3201Y, 70F3204, and 70F3204Y functions as the FLMD1
pin when the flash memory is programmed (when a high level is input to FLMD0). At this time, be sure to
input a low level to the FLMD1 pin.
(a) Port mode
PDL0 to PDL15 can be set to the input or output mode in 1-bit units by using port mode register DL
(PMDL).
(b) Control mode
(i)
AD0 to AD15 (address/data bus 0 to 15) … 3-state I/O
This is a multiplexed address/data bus that is used to access an external device. In the multiplexed
bus mode, it outputs an address or inputs/outputs data. In the separate bus mode, the bus inputs or
outputs data.
(14) RESET (Reset) … Input
The RESET signal is input asynchronously. If a signal having a specific low-level width is input to this pin,
regardless of the operation clock, the system is reset as a priority over all other operations.
This pin is used to release the standby mode (HALT, IDLE, or STOP) as well as for normal
initialization/starting.
(15) X1, X2 (Crystal for main clock)
Connect an oscillator for system clock generation to these pins.
(16) XT1, XT2 (Crystal for subclock)
Connect an oscillator for subclock generation to these pins.
(17) AVDD (Analog VDD)
This pin supplies positive power to the A/D converter and alternate-function port pins.
(18) AVSS (Analog VSS)
This is a ground pin for the A/D converter and alternate-function port pins.
(19) AVREF0 (Analog reference voltage) … Input
This pin supplies a reference voltage to the A/D converter.
(20) AVREF1 (Analog reference voltage) … Input
This pin supplies a reference voltage to the D/A converter.